



SYNERGY SCHOOL OF ENGINEERING
DEPARTMENT OF ELECTRICAL ENGINEERING

Discipline: Computer science Engineering	Semester: - 3 rd sem CSE	Name of the teaching faculty: -PRAJNAPARAMITA KABI		
Subject: - Digital electronics Lab	No. of Days/week class Allotted: 4	No. of weeks: -15 SESSION-2026-27 WINTER Starting date: 11/7/2026 Ending date: 5/11/2026		
No. of week	No. of lab class	Topic to be Taught	DATE OF DELIVERY G1 G2	
1 ST	1 st	To verify the truth tables for all logic gates: NOT, OR, using CMOS Logic gates and TTL Logic Gates		
	2 nd	To verify the truth tables for all logic gates: AND, NAND, using CMOS Logic gates and TTL Logic Gates		
2 ND	1 st	To verify the truth tables for all logic gates: XOR, XNOR using CMOS Logic gates and TTL Logic Gates		
	2 nd	Implement and realize Boolean Expressions with Logic Gates		
3 RD	1 st	Implement and realize Boolean Expressions with Logic Gates		
	2 nd	Implement and realize Boolean Expressions with Logic Gates		
4 TH	1 st	Implement Half Adder, Full Adder, using ICs		
	2 nd	Implement Half Subtractor, using ICs		
5 TH	1 st	Implement Full Subtractor using ICs		
	2 nd	Implement parallel full-adder using ICs.		
6 TH	1 st	Implement serial full-adder using ICs.		
	2 nd	Implement serial full-adder using ICs.		
7 TH	1 st	Design and development of multiplexer using multiplexer ICs		
	2 nd	Design and development of De-multiplexer using multiplexer ICs		
8 TH	1 st	Design and development of De-multiplexer using multiplexer ICs		
	2 nd	Verification of the function of SR, Flip Flop.		
9 TH	1 st	Verification of the function of D, Flip Flop.		
	2 nd	Verification of the function of JK, Flip Flop.		
10 TH	1 st	Verification of the function of T Flip Flop.		
	2 nd	Design controlled shift registers.		
11 TH	1 st	Design controlled shift registers.		
	2 nd	Design controlled shift registers.		
12 TH	1 st	Construct a Single Digit Decade Counter (0-9) with a 7-segment display.		
	2 nd	Construct a Single Digit Decade Counter (0-9) with a 7-segment display.		
13 TH	1 st	Construct a Single Digit Decade Counter (0-9) with a 7-segment display.		
	2 nd	Construct a Single Digit Decade Counter (0-9) with a 7-segment display.		
14 TH	1 st	To design a programmable Up-Down Counter with a 7-segment display		
	2 nd	To design a programmable Up-Down Counter with a 7-segment display		
15 TH	1 st	To design a programmable Up-Down Counter with a 7-segment display		
	2 nd	To design a programmable Up-Down Counter with a 7-segment display		

Shri
Prepared by 2/16/26

Principal
PRINCIPAL
Synergy School of Engineering
Dhanbajal

Pran
HOD EE
HOD
ELECTRICAL ENGG. DEPT
SSE, Dhanbajal